# Freescale Semiconductor

Technical Data

**VRoH** 


# **RF Power Field Effect Transistor** N-Channel Enhancement-Mode Lateral MOSFET

Designed for broadband commercial and industrial applications at frequencies to 175 MHz. The high gain and broadband performance of this device makes it ideal for large-signal, common source amplifier applications in 7.5 volt portable FM equipment.

- Specified Performance @ 175 MHz, 7.5 Volts
   Output Power 8 Watts
   Power Gain 13 dB
   Efficiency 70%
- Capable of Handling 20:1 VSWR, @ 9.5 Vdc, 175 MHz, 2 dB Overdrive

#### Features

- Excellent Thermal Stability
- Characterized with Series Equivalent Large-Signal
   Impedance Parameters
- N Suffix Indicates Lead-Free Terminations. RoHS Compliant.
- In Tape and Reel. T1 Suffix = 1,000 Units per 12 mm, 7 inch Reel.



#### Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	-0.5, +40	Vdc
Gate-Source Voltage	V <sub>GS</sub>	±20	Vdc
Drain Current — Continuous	۱ <sub>D</sub>	4	Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C <sup>(1)</sup> Derate above 25°C	PD	62.5 0.5	W W/°C
Storage Temperature Range	T <sub>stg</sub>	- 65 to +150	°C
Operating Junction Temperature	Тј	150	°C

#### Table 2. Thermal Characteristics

Characteristic	Symbol	Value <sup>(2)</sup>	Unit
Thermal Resistance, Junction to Case	$R_{ extsf{ heta}JC}$	2	°C/W

#### Table 3. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	1	260	°C

1. Calculated based on the formula  $P_D = \frac{T_J - T_C}{R_0 + C}$ 

2. MTTF calculator available at <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

NOTE - **CAUTION** - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.




Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics		•			
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 35 Vdc, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	_		1	μAdc
Gate - Source Leakage Current (V <sub>GS</sub> = 10 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	_	_	1	μAdc
On Characteristics	·				
Gate Threshold Voltage ( $V_{DS}$ = 7.5 Vdc, $I_D$ = 170 $\mu$ A)	V <sub>GS(th)</sub>	1	1.6	2.1	Vdc
Drain-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1 Adc)	V <sub>DS(on)</sub>		0.4	_	Vdc
Dynamic Characteristics	·				
Input Capacitance (V <sub>DS</sub> = 7.5 Vdc, V <sub>GS</sub> = 0, f = 1 MHz)	C <sub>iss</sub>		100		pF
Output Capacitance $(V_{DS} = 7.5 \text{ Vdc}, V_{GS} = 0, f = 1 \text{ MHz})$	C <sub>oss</sub>		53	_	pF
Reverse Transfer Capacitance $(V_{DS} = 7.5 \text{ Vdc}, V_{GS} = 0, f = 1 \text{ MHz})$	C <sub>rss</sub>	—	8	_	pF
Functional Tests (In Freescale Test Fixture)	I				
Common-Source Amplifier Power Gain (V <sub>DD</sub> = 7.5 Vdc, P <sub>out</sub> = 8 Watts, I <sub>DQ</sub> = 150 mA, f = 175 MHz)	G <sub>ps</sub>		13	_	dB
Drain Efficiency (V <sub>DD</sub> = 7.5 Vdc, P <sub>out</sub> = 8 Watts, I <sub>DQ</sub> = 150 mA, f = 175 MHz)	η	_	70	-	%

# Table 4. Electrical Characteristics (T<sub>C</sub> = $25^{\circ}$ C unless otherwise noted)

	$V_{GG}$ C8 C7 C6 R4 C2 C2 C2 C2 C2 C2 C3 C4	= L4	$\frac{Z8}{C10} \xrightarrow{L3} \xrightarrow{Z9} \xrightarrow{Z10} \xrightarrow{N2} \xrightarrow{C14} \xrightarrow{RF} \xrightarrow{C11} \xrightarrow{C12} \xrightarrow{C13} \xrightarrow{Z10} \xrightarrow{RF} \xrightarrow{OUTPUT}$
B1, B2 C1, C5, C18 C2, C10, C12 C3 C4 C6, C15 C7, C16 C8, C17 C9 C11 C13 C14 L1, L3 L2 L4 N1, N2	Short Ferrite Beads, Fair Rite Products (2743021446) 120 pF, 100 mil Chip Capacitors 0 to 20 pF, Trimmer Capacitors 33 pF, 100 mil Chip Capacitor 68 pF, 100 mil Chip Capacitor 10 $\mu$ F, 50 V Electrolytic Capacitors 1,200 pF, 100 mil Chip Capacitors 0.1 $\mu$ F, 100 mil Chip Capacitors 150 pF, 100 mil Chip Capacitor 43 pF, 100 mil Chip Capacitor 43 pF, 100 mil Chip Capacitor 24 pF, 100 mil Chip Capacitor 300 pF, 100 mil Chip Capacitor 12.5 nH, A04T, Coilcraft 26 nH, 4 Turn, Coilcraft 55.5 nH, 5 Turn, Coilcraft Type N Flange Mounts	R1 R2 R3 R4 Z1 Z2 Z3 Z4 Z5, Z6 Z7 Z8 Z9 Z10 Board	15 Ω, 0805 Chip Resistor 1.0 kΩ, 1/8 W Resistor 1.0 kΩ, 0805 Chip Resistor 33 kΩ, 1/8 W Resistor 0.200" × 0.080" Microstrip 0.755" × 0.080" Microstrip 0.300" × 0.080" Microstrip 0.065" × 0.080" Microstrip 0.260" × 0.223" Microstrip 0.095" × 0.080" Microstrip 0.418" × 0.080" Microstrip 1.057" × 0.080" Microstrip 0.120" × 0.080" Microstrip Glass Teflon <sup>®</sup> , 31 mils, 2 oz. Copper


Figure 1. 135 - 175 MHz Broadband Test Circuit



# **TYPICAL CHARACTERISTICS, 135 - 175 MHz**

versus Output Power

**TYPICAL CHARACTERISTICS, 135 - 175 MHz** 








Figure 5. Drain Efficiency versus Output Power




Figure 6. Output Power versus Biasing Current




Figure 8. Output Power versus Supply Voltage




Figure 7. Drain Efficiency versus Biasing Current




Figure 9. Drain Efficiency versus Supply Voltage

### MRF1511NT1






Figure 10. 66 - 88 MHz Broadband Test Circuit



### **TYPICAL CHARACTERISTICS, 66 - 88 MHz**


versus Output Power


### **TYPICAL CHARACTERISTICS, 66 - 88 MHz**




MRF1511NT1

### **TYPICAL CHARACTERISTICS**









 $V_{DD}$  = 7.5 V,  $I_{DQ}$  = 150 mA,  $P_{out}$  = 8 W

f MHz	Z <sub>in</sub> Ω	<b>Ζ<sub>ΟL</sub>*</b> Ω
135	20.1 -j0.5	2.53 -j2.61
155	17.0 +j3.6	3.01 -j2.48
175	15.2 +j7.9	2.52 -j3.02


- $Z_{in}$  = Complex conjugate of source impedance with parallel 15  $\Omega$ resistor and 68 pF capacitor in series with gate. (See Figure 1).

 $V_{DD}$  = 7.5 V,  $I_{DQ}$  = 150 mA,  $P_{out}$  = 8 W

f MHz	Z <sub>in</sub> Ω	<b>Ζ<sub>ΟL</sub>*</b> Ω
66	25.3 -j0.31	3.62 -j0.751
77	25.6 +j3.62	3.59 -j0.129
88	26.7 +j6.79	3.37 -j0.173

- $Z_{in} = Complex conjugate of source$  $impedance with parallel 15 \Omega$ resistor and 24 pF capacitor inseries with gate. (See Figure 10).

Note:  $Z_{OL}^*$  was chosen based on tradeoffs between gain, drain efficiency, and device stability.





I <sub>DQ</sub> = 150 mA							
S	911	S <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>	
S <sub>11</sub>	$\angle \phi$	S <sub>21</sub>	$\angle \phi$	S <sub>12</sub>	$\angle \phi$	S <sub>22</sub>	$\angle \phi$
0.88	- 165	18.92	95	0.015	8	0.84	- 169
0.88	- 171	11.47	91	0.016	-5	0.84	- 173
0.87	- 175	5.66	85	0.016	-7	0.84	- 176
0.87	- 176	3.75	82	0.015	-5	0.85	- 176
0.87	- 177	2.78	78	0.014	-6	0.84	- 176
0.87	- 177	2.16	75	0.014	-10	0.85	- 176
0.88	- 177	1.77	72	0.012	-17	0.86	- 176
0.88	- 177	1.49	69	0.013	-11	0.86	- 176
0.88	- 177	1.26	66	0.013	-17	0.87	- 175
0.88	- 177	1.08	64	0.011	-20	0.87	- 175
0.89	- 176	0.96	63	0.012	-20	0.88	- 175
	S <sub>11</sub>   0.88 0.87 0.87 0.87 0.87 0.87 0.88 0.88	0.88         -165           0.88         -171           0.87         -175           0.87         -176           0.87         -177           0.87         -177           0.88         -177           0.88         -177           0.88         -177           0.88         -177           0.88         -177           0.88         -177           0.88         -177	$\begin{array}{ c c c c c c c } & $\angle \varphi & $ S_{21} $ \\ \hline 0.88 & -165 & 18.92 \\ \hline 0.88 & -171 & 11.47 \\ \hline 0.87 & -175 & 5.66 \\ \hline 0.87 & -176 & 3.75 \\ \hline 0.87 & -177 & 2.78 \\ \hline 0.87 & -177 & 2.78 \\ \hline 0.88 & -177 & 1.77 \\ \hline 0.88 & -177 & 1.49 \\ \hline 0.88 & -177 & 1.26 \\ \hline 0.88 & -177 & 1.08 \\ \hline \end{array}$	$\begin{tabular}{ c c c c c } \hline S_{11} & $\mathcal{S}_{21}$ & $\mathcal{S}_{21}$ \\ \hline  S_{11}  & $\mathcal{L}$ $\phi$ & $ S_{21} $ & $\mathcal{L}$ $\phi$ \\ \hline 0.88 & -165 & 18.92 & 95 \\ \hline 0.88 & -171 & 11.47 & 91 \\ \hline 0.87 & -175 & 5.66 & 85 \\ \hline 0.87 & -176 & 3.75 & 82 \\ \hline 0.87 & -177 & 2.78 & 78 \\ \hline 0.87 & -177 & 2.78 & 78 \\ \hline 0.88 & -177 & 1.77 & 72 \\ \hline 0.88 & -177 & 1.49 & 69 \\ \hline 0.88 & -177 & 1.26 & 66 \\ \hline 0.88 & -177 & 1.08 & 64 \\ \hline \end{tabular}$	$S_{11}$ $S_{21}$ S $ S_{11} $ $\angle \phi$ $ S_{21} $ $\angle \phi$ $ S_{12} $ 0.88         -165         18.92         95         0.015           0.88         -171         11.47         91         0.016           0.87         -175         5.66         85         0.016           0.87         -176         3.75         82         0.015           0.87         -177         2.78         78         0.014           0.87         -177         2.16         75         0.014           0.88         -177         1.77         72         0.012           0.88         -177         1.49         69         0.013           0.88         -177         1.26         66         0.013           0.88         -177         1.08         64         0.011	$\begin{tabular}{ c c c c c c c } \hline S_{11} & S_{21} & S_{12} & & \\ \hline S_{11} & & & & & \\ \hline & & & & \\ \hline \\ S_{11} & & & & \\ \hline \\ S_{11} & & & & \\ \hline \\ S_{12} & & \\ \hline \\ S_{12} & & \\ \hline$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

### Ino = 150 mA

# I<sub>DQ</sub> = 800 mA

f	S	S <sub>11</sub>		S <sub>21</sub>		12	S	22
MHz	S <sub>11</sub>	$\angle \phi$	S <sub>21</sub>	$\angle \phi$	S <sub>12</sub>	$\angle \phi$	S <sub>22</sub>	$\angle \phi$
30	0.89	-166	18.89	95	0.014	10	0.85	-170
50	0.88	-172	11.44	91	0.015	8	0.84	- 174
100	0.87	-175	5.65	86	0.016	-2	0.85	-176
150	0.87	-177	3.74	82	0.014	-8	0.84	-177
200	0.87	-177	2.78	78	0.013	-18	0.85	-177
250	0.88	-177	2.16	75	0.012	-11	0.85	-176
300	0.88	-177	1.77	73	0.015	-15	0.86	-176
350	0.88	-177	1.50	70	0.009	-7	0.87	-176
400	0.88	-177	1.26	67	0.012	-3	0.87	-176
450	0.88	-177	1.09	65	0.012	-18	0.87	-175
500	0.89	- 177	0.97	64	0.009	-10	0.88	-175

### I<sub>DQ</sub> = 1.5 A

	- DQ							
f	S	S <sub>11</sub> S <sub>21</sub> S <sub>12</sub>		S <sub>21</sub>		12	S <sub>22</sub>	
MHz	S <sub>11</sub>	$\angle \phi$	S <sub>21</sub>	$\angle \phi$	S <sub>12</sub>	$\angle \phi$	S <sub>22</sub>	$\angle \phi$
30	0.90	-168	17.89	95	0.013	2	0.86	- 172
50	0.89	-173	10.76	91	0.013	3	0.86	- 175
100	0.88	-176	5.32	86	0.014	-19	0.86	- 177
150	0.88	-177	3.53	83	0.013	-6	0.86	- 177
200	0.88	-177	2.63	80	0.011	-4	0.86	- 177
250	0.88	-178	2.05	77	0.012	-14	0.86	- 177
300	0.88	-177	1.69	75	0.013	-2	0.87	- 177
350	0.89	-177	1.43	72	0.010	-9	0.87	- 176
400	0.89	-177	1.22	70	0.014	-3	0.88	- 176
450	0.89	-177	1.06	68	0.011	-8	0.88	- 176
500	0.89	-177	0.94	67	0.011	-15	0.88	- 176

#### **DESIGN CONSIDERATIONS**

This device is a common-source, RF power, N-Channel enhancement mode, Lateral <u>Metal-Oxide Semiconductor</u> <u>Field-Effect Transistor (MOSFET)</u>. Freescale Application Note AN211A, "FETs in Theory and Practice", is suggested reading for those not familiar with the construction and characteristics of FETs.

This surface mount packaged device was designed primarily for VHF and UHF portable power amplifier applications. Manufacturability is improved by utilizing the tape and reel capability for fully automated pick and placement of parts. However, care should be taken in the design process to insure proper heat sinking of the device.


The major advantages of Lateral RF power MOSFETs include high gain, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage.

#### **MOSFET CAPACITANCES**

The physical structure of a MOSFET results in capacitors between all three terminals. The metal oxide gate structure determines the capacitors from gate-to-drain ( $C_{gd}$ ), and gate-to-source ( $C_{gs}$ ). The PN junction formed during fabrication of the RF MOSFET results in a junction capacitance from drain-to-source ( $C_{ds}$ ). These capacitances are characterized as input ( $C_{iss}$ ), output ( $C_{oss}$ ) and reverse transfer ( $C_{rss}$ ) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The  $C_{iss}$  can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- 2. Positive voltage of the drain in respect to source and zero volts at the gate.

In the latter case, the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



#### **DRAIN CHARACTERISTICS**

One critical figure of merit for a FET is its static resistance in the full-on condition. This on-resistance,  $R_{DS(on)}$ , occurs in the linear region of the output characteristic and is specified at a specific gate-source voltage and drain current. The drain-source voltage under these conditions is termed  $V_{DS(on)}$ . For MOSFETs,  $V_{DS(on)}$  has a positive temperature coefficient at high temperatures because it contributes to the power dissipation within the device.

 $\mathsf{BV}_{\mathsf{DSS}}$  values for this device are higher than normally required for typical applications. Measurement of  $\mathsf{BV}_{\mathsf{DSS}}$  is not recommended and may result in possible damage to the device.

#### GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The DC input resistance is very high - on the order of  $10^9 \Omega$ — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage to the gate greater than the gate-to-source threshold voltage,  $V_{GS(th)}$ .

**Gate Voltage Rating** — Never exceed the gate voltage rating. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended. Using a resistor to keep the gate-to-source impedance low also helps dampen transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

#### DC BIAS

Since this device is an enhancement mode FET, drain current flows only when the gate is at a higher potential than the source. RF power FETs operate optimally with a quiescent drain current ( $I_{DQ}$ ), whose value is application dependent. This device was characterized at  $I_{DQ} = 150$  mA, which is the suggested value of bias current for typical applications. For special applications such as linear amplification,  $I_{DQ}$  may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may generally be just a simple resistive divider network. Some special applications may require a more elaborate bias system.

#### GAIN CONTROL

Power output of this device may be controlled to some degree with a low power dc control signal applied to the gate, thus facilitating applications such as manual gain control, ALC/AGC and modulation systems. This characteristic is very dependent on frequency and load line.

**MRF1511NT1** 

#### MOUNTING

The specified maximum thermal resistance of  $2^{\circ}$ C/W assumes a majority of the 0.065" x 0.180" source contact on the back side of the package is in good contact with an appropriate heat sink. As with all RF power devices, the goal of the thermal design should be to minimize the temperature at the back side of the package. Refer to Freescale Application Note AN4005/D, "Thermal Management and Mounting Method for the PLD-1.5 RF Power Surface Mount Package," and Engineering Bulletin EB209/D, "Mounting Method for RF Power Leadless Surface Mount Transistor" for additional information.


### AMPLIFIER DESIGN

Impedance matching networks similar to those used with bipolar transistors are suitable for this device. For examples see Freescale Application Note AN721, "Impedance Matching Networks Applied to RF Power Transistors." Large-signal impedances are provided, and will yield a good first pass approximation.

Since RF power MOSFETs are triode devices, they are not unilateral. This coupled with the very high gain of this device yields a device capable of self oscillation. Stability may be achieved by techniques such as drain loading, input shunt resistive loading, or output to input feedback. The RF test fixture implements a parallel resistor and capacitor in series with the gate, and has a load line selected for a higher efficiency, lower gain, and more stable operating region.

Two-port stability analysis with this device's S-parameters provides a useful tool for selection of loading or feedback circuitry to assure stable operation. See Free-scale Application Note AN215A, "RF Small-Signal Design Using Two-Port Parameters" for a discussion of two port network theory and stability.

### PACKAGE DIMENSIONS



## **PRODUCT DOCUMENTATION**

Refer to the following documents to aid your design process.

### **Application Notes**

- AN211A: Field Effect Transistors in Theory and Practice
- AN215A: RF Small-Signal Design Using Two-Port Parameters
- AN721: Impedance Matching Networks Applied to RF Power Transistors
- AN4005: Thermal Management and Mounting Method for the PLD 1.5 RF Power Surface Mount Package

### **Engineering Bulletins**

• EB212: Using Data Sheet Impedances for RF LDMOS Devices

### **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description
7	June 2008	<ul> <li>Corrected specified performance values for power gain and efficiency on p. 1 to match typical performance values in the functional test table on p. 2</li> <li>Added Product Documentation and Revision History, p. 13</li> </ul>

### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

